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Abstract 
Abstract of thesis entitled: 
Frequency Compensation of CMOS Operational Amplifier 
Submitted by HO Kin Pui 
For the degree of Master of Philosophy 
“ In Electronic Engineering 
At the Chinese University of Hong Kong 
In June 2002. 
Cascode stages amplifiers is a classical approach of increasing the gain of an 
amplifier without deteriorating the frequency characteristics. This technique is commonly 
used in CMOS amplifiers to minimize the number of gain stages and keep the frequency 
compensation circuit simple. However, cascode is prohibited in many low voltage 
operations due to the relatively high voltage requirement. Thus, additional gain stages are 
necessary to counteract the gain loss and frequency compensation techniques are needed 
to shape the frequency response to stabilize the circuit under a large range of conditions. 
This thesis presents two CMOS implementations of operational amplifier. Special 
designed frequency compensation circuits are used to solve the high stage count problem. 
The first design is a two-stage current feedback operational amplifier. The output voltage 
swing and open loop transimpedance gain are improved by the additional gain stage. 
Active current mode compensation is used to preserve the bandwidth in the presence of 
additional signal delay in the second stage. This compensation method uses embedded 
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current buffer that requires no additional components. Thus, the resulting circuit topology 
can be kept simple and power consumption is minimized. 
The second design is a three-stage voltage feedback operational amplifier, which 
is stabilized by an improved version of reversed nested Miller compensation. The 
compensation method features sign inversion of the right half complex plane zero of 
reverse nested Miller compensation. The improvement in phase margin is converted to 
bandwidth and slew rate through the scaling down of compensation capacitors. 
Moreover, the compensation network multiplies the frequency of the complex conjugate 
poles and improves the transient response such as settling time. Although a nulling 
resistor is used, it is not a pole-zero cancellation technique and the nulling resistance is 
lower than the other nulling resistor based compensation scheme by a gain stage order. 
Thus, high precision and low resistive poly resistor can be used. As a result, gain-
bandwidth product and slew rate is enhanced without any significant increase of power 
consumption and chip area. 
The two operational amplifiers were fabricated with a 0.6|im CMOS technology 
and they were verified experimentally. In this thesis, the theories and measurement 
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Chapter 1 Introduction 
Overview 
Operational amplifier describes an important amplifier circuit that can perform 
mathematical operations such as addition, subtraction, multiplication, division, 
differentiation and integration as illustrated in figures 1.1 to 1.5. Its applications involve 
audio and video amplifiers, filters, buffers, instrumentation amplifiers, oscillators and 
many other analogue circuits. 
Power Supply 
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Figure 1.1: Symbol of Operational Amplifier 
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Figure 1.2: Inverting Amplifier 
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Figure 1.5: Differentiator 
The operational amplifier must have feedback in order to perform useful 
functions. Most designs use negative feedback to control the gain and provide linear 
operations. Negative feedback is provided by components, such as resistors and 
capacitors, between the output and the inverting input of the operational amplifier. 




Feedback systems involving operational amplifiers must ensure closed-loop 
stability. Operational amplifiers must have enough phase margin to prevent the 
application circuit from going into oscillation. Frequency compensation or phase 
compensation is the name given to the process of tailoring the gain magnitude/phase 
characteristics of the operational amplifier to give an adequate phase margin. 
With the rapid decrease in the supply voltage in VLSI, a single stage cascode 
architecture is no longer suitable for operational amplifier design. Moreover, short-
channel effect of the sub-micron CMOS transistor degrades output impedance and hence 
the gain of the amplifier [16]. Thus, multistage topology with cascaded wideband gain 
stages will become the main architecture in future operational amplifier design [8]. 
However, all multistage amplifiers suffer bandwidth reduction and closed-loop 
stability problems due to their multiple-pole nature. In this thesis, the stability problem of 
multistage operational amplifier is studied. Moreover, circuit topologies are derived to 
relax the stability requirement. Finally, analytical and experimental results are 
demonstrated for these new compensation methods. 
Thesis Organization 
Two main classes of operational amplifiers are studied in this project. They are 
the current feedback operational amplifier and voltage feedback operational amplifier. 
This thesis is divided into 9 chapters. It starts with an introduction of the 
fundamentals of operational amplifiers in chapter 2. Definitions of the technical terms 
will be given here. In chapter 3, the operating principle and the design methodology of an 
actively compensated CMOS current feedback operational amplifier are discussed. 
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Moreover, voltage feedback operational amplifiers compensated by reversed nested 
Miller compensation and its improved version are compared in chapter 4 and chapter 5. 
Chapter 6 discusses the physical layout issues. All the measurement of the circuits 
designed in this project will be given in chapter 7. Finally, chapter 8 gives a conclusion 
about the research completed and the contribution in this project. The appendix and 
bibliography are in chapter 9 and chapter 10. 
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Chapter 2 Fundamentals of Operational Amplifier 
2.1 Definitions of Commonly Used Figures 
There are many different types of operational amplifier on the market. Hence, 
some considerations of performance parameters of each type of operational amplifier are 
needed. This chapter will describe the various operational amplifier specifications 
normally included in a manufacturer's data sheet. The significance of these parameters 
will also be discussed. 
2.1.1 Input Differential Voltage Range 
The voltage between the input terminals of an operational amplifier is left to a 
very small value by negative feedback. If negative feedback is not used, the differential 
input voltage may exceed this small value and the output of the operational amplifier will 
saturate. 
The input differential voltage range is defined as the maximum differential signal 
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Figure 2.1: Ideal transfer curve for an operational amplifier 
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2.1.2 Maximum Output Voltage Swing 
The maximum output voltage swing is the maximum change in output voltage 
(positive and negative), measured with respect to a reference potential. The value of 
maximum output voltage range is usually quoted under a specified load and power 
supply. 
2.1.3 Input Common Mode Voltage Range 
The common mode voltage is the average input voltage on the two inputs relative 
to each other. 
This is the maximum positive or negative voltage that we can apply to an 
operational amplifier inputs without driving the operational amplifier into saturation. 
2.1.4 Input Offset Voltage 
r f ^ 
Ideal 〉 O Vout=0 
Figure 2.2: Ideal operational amplifier with zero output offset error 
For a non-ideal operational amplifier, the output voltage is not equal to zero when 
the two inputs are connected together. One way to model this non-ideal output voltage is 
to reflect it back to the input as shown in figure 2.2 and 2.3, where figure 2.2 represents 
an operational amplifier with zero offset voltage. 
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f V 
梦 I Imaginary voltage source used 
I to model the output error 
Voltage source for 
correcting the output error 
Figure 2.3: Operational amplifier with output error corrected 
Input offset voltage is the DC voltage that must be applied between the input 
terminals of an operational amplifier to reduce the DC output voltage to zero. The input 
offset voltage is usually due to the mismatch between threshold voltages of the input 
MOS transistor pairs. 
2.1.5 Gain Bandwidth Product 
Gain (dB) 
A1 一 一 _ _ _ 
I 
A2 一 ___ I Gain-bandwidth product 
厂 厂 ： 
Frequency (Log) �0 �1 COj \ 
Figure 2.4: Gain magnitude of a typical operational amplifier 
Gain bandwidth product can be described as the product of the open loop gain 
times the frequency of the dominant pole. 
GBW = AqCOO 
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Gain bandwidth product is constant for a given operational amplifier. The 
frequency response of an operational amplifier circuit depends only upon the gain 
bandwidth product and not upon the gain and the bandwidth individually. 
A^^COq = A^cd^ = A2CO2 
Hence, there is a trade-off between gain and bandwidth for a given operational 
amplifier design such as high gain at a lower frequency or lower gain at a higher 
frequency. 
2.1.6 Phase Margin 
Phase margin is defined as 180" plus the phase angle of the transfer 
function r ( 7 (2)) at unity gain. For a stable system, it is necessary that the phase margin is 
greater than zero. A typical phase margin is greater than 45 degrees. 
2.1.7 Slew Rate 
Slew rate of an operational amplifier is defined as the maximum rate of change of 
the output voltage. Figure 2.5 illustrates an output caused by slew rate limitation. The 
triangular wave output is caused by the operational amplifier output simply cannot move 
fast enough to follow the sine wave input. 
Power Supply 
/ ^ y i n p u t Output 
y V Power Supply 
Figure 2.5: Voltage follower circuit with slew rate limited output 
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2.1.8 Settling Time 
This is the time required for the output signal of an operational amplifier to settle 
within some defined error band of the steady state value. Typically, this band is± O.io/o • 
This specification is very important for operational amplifier to be used in application 
such as Analog-to-Digital and Digital-to-Analog converters. 
Voltage 
Powei^upply / C Y - _ _ 
/ Vout I 讽” 
' Vout I I 
V i n O — / I 
Power Supply • • ‘ \ 
K ^ Time 
Settling time 
Figure 2.6: Settling time of an operational amplifier as a voltage follower 
2.1.9 Common Mode Rejection Ratio 
This is defined as the absolute value of the ratio of the differential open-loop gain 
to the common mode open-loop gain, expressed as 
CMRR = —^ 
^CM 




2.2 Frequency Compensation of Operational Amplifier 
2.2.1 Overview 
An operational amplifier is first of all a DC amplifier. However, applications of 
operational amplifier usually involve feedback circuits. Thus, feedback stability is an 
important consideration for operational amplifier designs. 
Frequency compensation circuit is used to shape the gain-magnitude and phase-
angle frequency responses. The frequency compensation of an operational amplifier 
implies controlling the stability of the circuit by eliminating all higher order poles or 
pushing all higher order poles out of the unity gain frequency. 
Gain (dB) 
个 
DC Gain v 、 Uncompensated 
、frequency response 
\ 、 、 、 dB/dec » 
V 
Compensated frequency ^ v \ 
response \ 
^ ^ i Gain-bandwidth product  
\ < ： 
»、Frequency (Log) 
T 
Phase (degrees) ^ ^ ^ - 崎 、 ^ 
、 、 Frequency (Log) 
N .、 Phase Margin ^ 
180 degrees — — — ^  
Figure 2.7: Frequency response of a two stages operational amplifier before and after compensation 
The gain of an uncompensated operational amplifier is flat up to the first pole and 
then it falls off steeply because of the combined effect of high order poles. The phase 
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angle attains the critical value of - 1 8 0 �a t a gain greater than one as shown in figure 2.7. 
To make sure this operational amplifier is stable under any conditions, the first pole is 
pushed back to a low frequency while the second pole is pushed to a higher frequency as 
shown in the solid line of figure 2.7. This technique is known as pole splitting. 
2.2.2 Miller Compensation 
Miller theorem is an important compensation technique. Consider the situation 
shown in figure 2.8. An admittance Y is connected between nodes 1 and 2. Miller's 
theorem provides the means for replacing the admittance Y with two admittances: Y1 
between node 1 and ground, and Y2 between node 2 and ground. 
Node 1 Y Node 2 
个 + " “ ^ 
V1 V2=KV1 
I 
Node 1 Node 2 
— i X ^ 
V1 Y1 Y2 V2=KV1 
丨 - 7 I-
Figure 2.8: Graphical illustration of Miller's theorem 
The Miller replacement illustrated in figure 2.8 is based on the assumption that it 
is possible, by independent means, to determine the voltage gain K from node 1 to node 
2. Once the gain is known, we can compute Y1 and Y2 as follows. 
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Consider a two-stage amplifier with a compensation capacitor connected between 
the two high impedance nodes as illustrated in figure 2.9. 
kT kr 
I I 
: A 4z[： A 4 = [： + � L 
YGm lV i n H C1=(1+Gm2r2)C YGm2V1 ] |C2=(1+1/Gm2r2)C 
I I 
I I 
• • • • ‘ 
Figure 2.9: Capacitance multiplication by Miller effect 
Phase inversion and amplification occurs at the second stage such that: 
Applying Miller's theorem, the compensation capacitor is effectively replaced by 
two capacitors drawn by dotted line, CI and C2. It can be observed that capacitor CI is 
equal to capacitor C multiplied by a factor of(l + gm^r^). This is the advantage of Miller 
compensation as the feedback capacitance is amplified by the Miller effect, so a very 
small capacitor can be used. In addition, a small capacitor can improve the bandwidth and 
slew rate of the compensated amplifier. 
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Chapter 3 CMOS Current Feedback Operational 
Amplifier 
3.1 Introduction 
The current feedback operational amplifier (CFOA), as introduced by Nelson and 
Evans, has been available as a commercial product for a number of years. Ideally, the 
bandwidth of a current feedback operational amplifier is independent of the close loop 
gain [1-4]. This is a major advantage over the traditional voltage feedback operational 
amplifier, which has a constant gain-bandwidth product. 
z Non-inverting Input ^ ^ ^ 
Inverting I叩ut 
Figure 3.1: Simple current feedback operational amplifier model 
The simplest model of a current feedback amplifier is shown in figure 3.1. In this 
model, the input of a current feedback amplifier is a voltage buffer, connected between 
the non-inverting and inverting inputs. The non-inverting input is connected to the buffer 
input and has a high input impedance. The inverting input is connected to the buffer 
output and has a low impedance. Current can flow in and out of the low impedance 
inverting input. An internal transimpedance amplifier senses the current flow and 
produces a voltage output proportional to the current. Current flowing out of the inverting 
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input produces a positive output voltage. Current flowing into the inverting input 
produces a negative output voltage. 
A modem single stage current feedback operational amplifier is shown in the 
appendix. The majority of commercial current feedback operational amplifiers are a 
variation of this circuit. In the following section, the dynamics of current feedback 
operational amplifier is studied together with a suggested compensation method. The 
difference in dynamics between voltage feedback amplifier and the current feedback 
amplifier can be readily visible. 
3.2 Current Feedback Operational Amplifier with Active 
Current Mode Compensation 
Apart from the advantages mentioned in the previous section, conventional 
current feedback operational amplifiers usually have a single stage topology with stacked 
transistors. Consequently, the DC gain error is poor due to the limited transimpedance 
gain. Moreover, the output voltage swing is also reduced due to the series connected 
transistors. 
According to these problems, a two-stage CFOA topology with improved open 
loop transimpedance gain and output voltage swing is suggested. Active current mode 
compensation is used to eliminate the loading effect of the internal high impedance node 
due to the compensation capacitor. Thus, bandwidth is preserved even in the presence of 
additional signal delay at the second gain stage. In addition, the small value of the 
compensation capacitor is also suitable for integration. 
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3.2.1 Circuit Description 
The CFOA consists of three parts, as shown in Figure 3.2. The first part is a 
voltage buffer formed by differential amplifier (M1-M4) in an unity gain feedback 
configuration. The second part is a common gate amplifier consisting of transistors M6-
M8, where M6 is the driver, and M7 and M8 are the active loads. The active loads are 
responsible for the generation of voltage swing from the feedback current. The third part 
is a common source amplifier consisting of transistor M9 and current source Ib4, and 
provides additional transimpedance gain. The common source output stage also provides 
a 180-degree phase shift, so that a negative feedback system is formed through the 
resistor feedback network of R1 and R2. Moreover, this output stage can improve the 
output voltage swing. The aspect ratio of the transistors and the biasing voltages are 
summarized in the table 3-1 and 3-2 respectively. 
Buffer stage Gain stage 1 Gain stage 2 
VDD=2.5V  
V b 3 , J M10 "iw " P , 
J . . L O - C h - ~ ^ C^  M11 丄丨 b4 
M3 b — 1 — d M4 ] _ 1 Vout 
[ ‘ ‘ 1 l T ^ . i — r O 
^ ^ _ | H m 5 Vin L � 1 1 k , L 
O H M2 h — J . Vb2 J I f 
n r Mf H ^ 宁 CL 
Vb4 J l-b1 L I H 
0 - I - — 4 H m8 Cb 
‘ 1 M12 ' h ' h 
K IH ‘ 
r^ VSS=-2.5V 
r — r n ^ - ^ v w v  
• R1 R2 
Figure 3.2: Schematic of the suggested current feedback operational amplifier 
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Transistors W/L  
M1,M2 16u/0.6u — 
M3, M4 — 32u/Q.6u — 
M5 10u/0.6u 
M6 3Qu/lu 




M i l 640u/lu 
M12 32ii/Q.6u 
— ~ Ml 3 10u/0.6u 
Table 3-1: Aspect ratio of the transistors in the current feedback operational amplifier 
Biasing Points DC Voltage (V) 
VM 1 
Vb2 — -1 —  
Vb3 — 1.5 
Vb4 ~ -1.5 一  
Power Supply ±2.5 





M7 I V b 2 
Idc ④ Cb " “ 
vss 
Figure 3.3: Current feedback buffer circuit formed by the transimpedance stage 
The CFOA is actively compensated without adding a single extra component to 
the basic amplifier topology. It is not difficult to recognize that there is a current buffer 
embedded in the amplifier, as shown in Figure 3.3. 
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The relatively low impedance input and high impedance output of the current 
buffer are located at the source and the drain of transistor M7. The drain node of 
transistor M7 is designed to be of high impedance for high transimpedance gain, any 
increase of capacitance at this node will introduce a significant phase shift in the forward 
signal path. With the help of the current buffer, the drain node of transistor M7 is isolated 
from the compensation capacitance and the large loading capacitance at the output node. 
Consequently, bandwidth can be persevered even though a two gain stages topology is 
employed. Thus, transistors M6-M8 not only form the common gate stage, they also 
constitute the feedback circuitry for the active compensation. 
31 
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vlf 
w  
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Figure 3.4: Small signal model of the current feedback operational amplifier 
The small signal model of the CFOA is shown in Figure 3.4. The input of the 
current buffer is modeled by a finite input resistance rb. A current controlled current 
source lb models the current output of the feedback circuitry. With this model, the 
transfer function of this circuit is approximately given by equation (3.1). The detailed 
derivation steps are summarized in the appendix B. 
Vout …1 W+G.M ^ sR,r,C,)(\ ^ sr,C,) 
厂 厂 G 力 , ( 1 + 瑪 。 [ 华 + 冷 > + 1 ] . 
The above expression is derived under the assumptions of rout « 0, CL > C1 and 
Cb, and rl > r2, R1 and R2. Similar to conventional CFOA, the bandwidth or dominant 
pole is given by a RC time constant and does not depend on the closed loop gain: 
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― ^ (3.2) 
RiCb 
From equation (3.1), two high frequency poles can be observed. To have real 
poles, the following condition must be satisfied. 
C C 
。 贷 （ 3 . 3 ) 
The locations of the second pole and the third pole are obtained by solving the 
quadratic dominator of equation (3.1). Their locations are respectively given by: 
① ,醉 ( 3 - 4 ) 
CO. « - ^ (3.5) P 2rbCb 
As the bandwidth of CFOA is independent of the close loop gain, so the unity-
gain frequency is directly proportional to the closed loop gain: 
(3.6) 
R2C, 
Where G is the closed loop gain of the amplifier 
To ensure closed loop stability, the non-dominant pole must be equal or greater 
than the unity gain frequency: 
2G C, 
" ^ � (3.7) 








PM ^ tan-^ (3.10) 
gca 
Equation (3.10) has demonstrated the significance of this work. It shows that the 
phase margin is inversely proportional to the close loop gain and the size of the loading 
capacitor. This observation is not difficult to understand. Moreover, the phase margin is 
directly proportional to R: and the square of the compensation capacitor Q . Although 
increasing the value of R! can benefit the phase margin, it leads to bandwidth reduction 
as given by equation (3.2). The tangent of phase margin has a square dependence on the 
compensation capacitor and it indicates that a smaller capacitor is sufficient for a given 
phase margin. With this small compensation capacitor, the bandwidth can be preserved 
and chip area can be saved. 
3.2.3 Simulation Results 
A Current Feedback operational amplifier test chip was designed with a 0.6-
micron triple metals CMOS technology. All the simulation results listed below are 
obtained from post-layout simulation. Figure 3.5 illustrates the frequency response of the 
CFOA in non-inverting amplifier configurations. R: and C^ are respectively given by 
50kQ and 1.6pF. 
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Figure 3.5: F r e q u e n c y response of the C F O A with d i f ferent c losed loop gain conf igurat ions 
Table 3-3 shows a numerical summary of the 3-dB bandwidth, unity gain 
frequency, and phase margin as a function of the closed loop gain. The calculated closed 
loop 3-dB bandwidth is approximately equal to l/R2Cb, which predicts a value of 
1.99MHz for R2 equals to 50kQ and Cb equals to 1.6pF. This is very close to the 
simulated close loop gain, which is between 5dB to 35dB. 
Closed Loop Gain 3dB Bandwidth Unity Gain Phase Margin 
(non-inverting) (MHz) Frequency (MHz) (Degree) 
2AS 37J9 
LTQ m 147^ 
2 5 ^ 177 3SA I 
35dB r ^ ^ I ^ 
Table 3-3: Numerica l s u m m a r y of the frequency response in non- invert ing ampl i f i er conf igurat ion 
with R 2 = 5 0 k 0 h m 
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Table 3-4 also shows the bandwidth as a function of the closed loop gain. 
However, this time the value of R2 is changed to lOkQ, and the 3dB bandwidth is 
predicted to be near 9.95MHz. 
Closed Loop Gain 3dB B a n d w i d t h U n i t y Gain Phase Margin 
(non-inverting) (MHz) Frequency (MHz) (Degree) 
"Ki m 
20dB ^ ^ ^ 
Table 3-4: Numerical summary of the frequency response in non-inverting amplifier configuration 
with R 2 = 1 0 k 0 h m 
The step response is shown in Figure 3.6, and the transient simulation of the 
amplifier with a 20dB gain at IMHz is shown in Figure 3.7. A brief performance 
summary is provided in Table 3-5. 
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Figure 3.6: Transient response to IV input step size 
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Figure 3.7: Transient response with 20dB of voltage gain 
Power Supply (V) ±2.5 
Input Biasing Current (uA) 0.2964 
Input Resistance of Inverting Input (Q) 97.7 
Slew Rate + (V/|as) Gain = +1 54.79 
Slew Rate - (V/^is) Gain = +1 44.94 
Open Loop Transimpedance Gain (dBQ) 148 
Table 3-5: Performance summary 
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Chapter 4 Reversed Nested Miller Compensation 
4.1 Introduction 
With the decrease in supply voltage of VLSI system, single stage cascode 
architecture is no longer suitable for operational amplifier design, due to the limitation of 
supply voltage. In addition, short-channel sub-micron CMOS transistor has very poor 
output impedance that will degrade the gain of the amplifier [16]. Thus, multistage 
topology with cascaded wideband gain stages will become the main architecture in future 
operational amplifier designs. 
However, multistage amplifier designs suffer bandwidth reduction and close-loop 
stability problems due to their multiple-pole nature. In this work, one of the 
compensation techniques for stabilizing multistage amplifiers is studied and it is called 
reversed nested Miller compensation [8]. A block diagram of a three-stage amplifier 
using reversed nested Miller compensation is shown in figure 4.1. 
Cc2 
— Cc1 
Vin ^ ^ ^ ^ ^^^^^ ^^^^^^^ Vout 
CL 
Figure 4.1: Block diagram of a three stages amplifier using reversed nested Miller compensation 
The circuit in figure 4.1 contains two Miller capacitors, Cc^  and Cc2 . The 
feedback loop of Cc: encloses the loop of Ccj . Because of this topology with local 
feedback loops at several levels, the structure is labeled as nested Miller compensation. 
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4.2 Frequency Response 
The detailed zero and pole positioning of reversed nested Miller compensation is 
analyzed through the small signal model shown in figure 4.2. 
Cc2 
Cc1 
node a nodeb node c 
—^―^― — ^ ― p . ^ ^ ― — p • —1 • • • 
I I Vout 
YGmlV in H | Y G m 2 V 1 ， | Y G m 3 V 2 ， 
• • 
書 I 
I I  
Figure 4.2: simplified small signal model of amplifier using reversed nested Miller compensation 
In the small signal model shown in figure 4.2, parameters Gm. and r. are the i-th 
stage transconductance and output impedance, respectively. Capacitor C^ is the loading 
capacitor, which is a lumped model originated from the parasitic capacitances of bonding 
pad, packaging, printed circuit board and measuring instrument. The capacitors drawn by 
dotted line represent the equivalent capacitances at the output of each stage, which will 
be neglected due to their relatively low values when comparing with the feedback 
capacitors [13]. Under these assumptions, the transfer function of the circuit in figure 4.2 
. • Vout 
is obtained by solving for . The detailed derivations are shown in appendix C. 
Vin 
Adc 1 - + s  
A / X V \Sml SmlSJ SmlSJ .... 
R^NMc � « 7 7 ^ T (4.1) 
W + 4 ^ ^ Z + — +1 
{gm^gm^ � Cc^gm^ gm^ J J 
where A^^ = -gm^ gnij gm^ r^ r^ r^ 
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Equation (4.1) can also be written in the form as shown in equation (4.2). The 
reason of writing equation (4.1) in the following format will be explain in section 4.3. 
/ / N \ 
, Cc� Cc, Cc�Cc, 9 
- 1 ^ + ^ - r 
j Z � \ V SmlSm^^l J SmlSm'i y /^/l，、 
Cc, { Cc,C, 2 {Cci(Cc2+CJ Cc,] J 
gm^ { Cc們3 gmj ) 
4.2.1 Gain-bandwidth product 
The transfer function shown in (4.1), the location of the dominant pole and the 
-1 , 
DC gain are given by and - gm g^m-^ g^m r^^ r^ r^  respectively. As the 
gain-bandwidth product is equal to the DC gain multiplied by the frequency of the 
dominant pole [15]. Thus, the expression for the gain-bandwidth product is given by: 
_ DC Gain _ — {-gm^ gm^ gm^ r\ r^) 
① GBW — 一 
Frequency of the do min ant pole Cc! gm: gm^ r\ r^ r^ 
①瞻 二 ， ( 4 . 3 ) 
CCj 
From equation (4.3), the gain bandwidth product is determined by the 
transconductance of the first stage and the outermost capacitive feedback path C c �. T h i s 
property is the same as the two-stage amplifier compensated by Miller compensation [15:. 
4.2.2 Right half complex plane zero 
In addition to the dominant pole, the transfer function in (4.1) also shows that the 
amplifier have two other zeros located at higher frequencies. As the coefficients of the s 
and terms in the numerator are both negative, a right half complex plane (RHP) zero 
is created that is located at a lower frequency than the other left half complex plane 
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(LHP) zero [8]. Thus, RHP zero has dominant effect to the frequency response of the 
amplifier. 
\ Imaginary 
O O >Real 
Figure 4.3: Relative positions of zeros in reversed nested Miller compensation 
Solving the roots of the numerator in equation (4.1), we have the locations of the two 
zeros: 
� 巡 f - l + J l + 4 么 巡 ] ( 4 . 4 ) 
2Cc2� V Cci gm, J 
丨1 + 4 么 巡 ) ( 4 . 5 ) 
2 0 ^ 2 � V Cci gm, J 
At this moment, the contribution from the LHP zero is ignored because it is 
located at a relatively high frequency when comparing with the RHP zero. The transfer 
function is assumed to consist of a dominant pole, a RHP zero and two non-dominant 
poles and cOpj. Under this assumption, the phase margin of the amplifier is given by 
the following expression: 
PM = 9 0 � - tan—i ^ ^ + tan—i ^ ^ + tan—i ^ ^ (4.6) 
① RHP ① PI 
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Obviously, the RHP zero has negative contribution to the phase margin by 
referring to equation (4.6). 
By increasing the output stage transconductance gm^ , the RHP zero can 
effectively be shifted to a higher frequency as indicated by equation (4.4). Its negative 
contribution to the open loop transfer function can then be neglected. However, there will 
be a corresponding increase in DC power consumption and thus, this method cannot be 
generally accepted. 
Another way of removing the RHP zero is to use a smaller value of Cc^ . 
However, the non-dominant poles will be allocated on the RHP and exponential terms 
with positive power will be created in the amplifier's impulse response ifCc^ is too small 
[11]. Thus, the RHP zero decreases the phase margin or stability and represents an 
optimization problem in amplifiers compensated by reversed nested Miller compensation. 
4.2.3 The Pair of Complex Conjugate Poles 
Second Order System formed by the Non-dominant Poles 
Apart from the RHP zero, there are also two non-dominant poles in the transfer 
function shown in equation (4.1). 
In linear-time invariant system, the principle of superposition can be applied [17]. 
The third-order transfer function of the amplifier in equation (4.1) can be considered as 
the sum of a first-order system and a second-order system. Since the first and second 
order transfer functions have been studied extensively in both time and frequency 
domain, their properties can be applied directly to the analysis of the amplifier. 
The transfer function of the amplifier is considered as in the figure 4.4. The input 
signal convolves with the two systems and their corresponding outputs sum up at the 
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output node. By using this model, the two high frequency poles in the lower signal path 
can be considered as a separated system. 
Vin ( ^ X ^ V o u t 
k-^s + a 
y i Ccfi, I (Cci(Cc,+CJ Cc, I 广 
[ Cc^gm, gm^ j J  
Figure 4.4: A first order system and a second order system build up the amplifier 
Nature of the Non-dominant Poles 
In this section, we start to consider the two high frequency poles as a separated 
system. This is a pair of complex conjugate poles with symmetrical locations about the 
real axis in the complex plane [8][10][11][12][13]. We will study the properties of these 
two poles and their contribution to the amplifier's frequency response and transient 
response. 
Condition to avoid Positive Exponential Term 
First of all, the coefficient of the s term in the quadratic equation containing the 
complex conjugate poles must be larger than 0, because this condition will allocate the 
two poles to the left half complex plane. Thus, the time domain impulse response of the 
amplifier can free from the exponential term with positive power. 
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Re Decaying t 
exponential 
Amplitude 
个 I m 个 
: > 
Re Expanding t 
exponential 
Figure 4.5: The difference between LHP pole and RHP pole in time domain impulse response 
The stated condition implies, 
c 
Cc, > ^ ( 4 . 7 ) 
1 g爪2 
When comparing equation (4.7) with (4.4), we know that the RHP zero can be 
allocated to higher frequency by scaling down the feedback capacitor Cc:. However, this 
scaling is limited by the condition stated in equation (4.7). This is because the complex 
conjugate poles will be allocated to the RHP if the value of Cc^ is scaled down too 
much. Thus, the present of RHP zero and complex conjugate poles has made the reversed 
nested Miller compensation to be a difficult optimization problem. 
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Phase Margin of the Amplifier 
The real part of these complex conjugate poles is given by: 
_-h _ ‘ Cc, 
①CP REAL ~ ~ = ^ 
- 2a 
Under the effect of RHP zero and a pair of complex conjugate poles, the phase 
margin of the amplifier is given by: 
PM = 9 0 � - tan-1 ^ ^ + 2tan-1 ⑴隱 
① RHP ① CP —REAL 
PM = 9(r - tan-i ^ ^ + 2 tarT� ^ ^ ^ (4.7) 
①RHP 
Transient Response 
In time domain analysis, the second order system containing complex conjugate 
poles is usually termed as underdamped system with standard transfer function in the 
form shown in equation (4.8). The function is characterized by two time domain physical 
constants called underdamped natural frequency and the damping ratio [18]. 
G⑷二 2 I ; : , 2 (4.8) 
The relationship between the two time domain physical constants and the 
locations of the complex poles in the complex plane is shown in figure 4.6. 
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Figure 4.6: Relationship between the locations of the complex poles and the two physical constants 
By taking inverse Laplace transform to G �， t h e unit-impulse response of 
equation (4.8) is given by, 
= 出 " ' s i n ^ j l ^ c o j (4.9) 
From equation (4.9), it can be observed that the unit-impulse response of the 
complex poles in reversed nested Miller compensation consists of underdamped 
sinusoidal with an exponential decay factor equal to e_细".By comparing coefficients, 
the underdamped natural frequency co^  and the damping ratio for the reversed nested 
Miller compensation are respectively given by: 
[ g ^ (4.10) 
—1 lCc,gm,gmJ C c , + Q 1 ) 
b (4.11) 
2 V Cl V S^i J 
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4.3 Components Sizing 
In this section, the components sizing for reversed nested Miller compensation is 
introduced. To begin, assuming that the effect of the zeros is negligible and considering 
that the poles of the amplifier in unity-feedback configuration have third-order 
Butterworth frequency response [8] [10] [11], the transfer function in unity-gain feedback 
H(s) with cut-off frequency � �i s given by: 
H{s) = "^雇.� 
1 + j /m/r � 
His)=—— ^ — (4.12) 
1 + ‘ S . ( : ) + ‘v2(-〜）+ ‘v3(- 3 ) 
(Oo CO； CO,, 
unity feedback configuration with Buttenvorth response 
To obtain (4.12), the open loop transfer function of the amplif ier should be in the 
following formal: 
A,,,, is) 二 ——. ‘ =r (4.1 3) 
2 , 1 , 1 
.V 1 + .V( ) + .v-( , ) 
(0,, [ (o‘, 2(0； _ 
By using this model, three equations are obtained by comparing the cociricienls in 
the dominator of equation (4.2) w itli those of equation (4.13). 
2 一 (V: 
I _ CV,((V, +( . ) _ (v,^ 
1 C c - ( ' — _ = ^ * 
2(0 ' 乂“。…； 
By sol\ ing the above equations, the dimensions of the two compensation 
capacitors are respccii\cl> given by： 
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讽 - g m ^ gm^ 
QfYl o 
I g m ^ g m ^ ^ g m , ^ 
Cc, 二 — — ^ (4.15) 
It can be observed that the two compensation capacitors are directly proportional 
to the loading capacitor and inversely proportional to the transconductance of the output 
stage. 
4.4 Circuit Simulation 
In order to verify the design equations, a three-stage operational amplifier is 
designed using reversed nested Miller compensation. The target gain-bandwidth product 
is set to about lOMHz. For worst-case estimation, the loading capacitor is selected to be 
15pF for the representation of loading from bonding pad (IpF) and measuring 
instruments (9pF). Moreover, the phase margin of the operational amplifier is set to 
about60'', which is an industrial standard for general-purpose operational amplifier [13]. 
The operational amplifier is constructed with a differential amplifier and a 
common source amplifier as the first and second stage respectively. A diode loaded 
common source amplifier is cascaded with another common source amplifier to form the 




Vin D ~ C | “ [ ― ^ 
丰CL 
I I — M L 
r 1 vss 
Figure 4.7: The non-inverting output stage 
Although the non-inverting stage contains two gain nodes, the pole associated 
with the diode loaded common source amplifier is located at a relatively high frequency. 
Thus, the output stage can still be approximated as a first order system. The completed 
schematic of the three-stage operational amplifier is shown in figure 4.8 and the aspect 
ratio of the transistors is summarized in the table 4-1. 
VDD=1.5 V 
DC Bias = 0.5 V J ~ [ |DC Bias = 0.5 
<X H I p——^ o - c i M10 
DC Bias = 0.5 V i f � 
^ X j M6 Vout 
M L| + h M FN 
[ ^ ― C | M2 M3 — C j M8 ^ 
Cc1 =p CL 
J J n H I — J J n J 
M4 I 1 M5 I 1 M7 M9 | 1 M11 
VSS=-1.5 V 
Figure 4.8: The schematic of the amplifier using reversed nested Miller compensation 
49 
Partitions of the Transistors W/L 
amplifier  
First gain stage ^ 46Qu/lu  
(differential amplifier) M2, M3 一 27.6ii/lu 
M4, M5 一 5Qu/lu 
Second gain stage ^ 32Qu/lu  
M7 一 56u/lu 
Third gain stage 30u/lu  
M9 - 12u/lu 
MIO 320u/lu —  
M i l 56u/lu 
Table 4-1: Aspect ratio of the transistors in the three-stage amplifier 
This operational amplifier is designed with AMS 0.6um CMOS technology and 
simulated by Hspice. The simulation results are shown in the following diagrams. 
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Figure 4.9: Stimulated gain response of three-stage operational amplifier compensated by reversed 
nested Miller compensation 
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Figure 4.10 is a close-up of the frequency response near the gain-bandwidth 
product. It can be seen that the RHP zero is located at a lower frequency than the two 
complex conjugate poles. Moreover, all of them are within one decade above the gain-
bandwidth product and they are responsible for the rapid phase shift beyond the gain 
bandwidth product. 
35 - ---；-- j" i 
/ • I 
30 - -i j- ； 
f 15: i - … I  
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-10 _ L \ ； 
''• ' I I I I I I I 1 r 1 1 1 1 1 1 |i 
IX lOx j 
Frequency (log) (HERTZ) ( 
Figure 4.10: Close-up image showing the positions of the complex conjugate poles and the RHP zero 
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Figure 4.11: Stimulated phase response of the three-stage operational amplifier 
Figure 4.12 illustrates the step response of the operational amplifier in unity gain 
configuration. The complex conjugate poles are responsible for the underdamped 
sinusoidal and hence the slow settling component in the transient response. The long 
settling time will limit the operational amplifier to be used in discrete time application 
such as D/A [6]. Finally, the performance summary of the operational amplifier is shown 
in table 4-2. 
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Figure 4.12: Step response of the amplifier using reversed nested Miller compensation 
Reversed Nested Miller Compensation 
(Schematic simulation results)  
Loading Capacitance (pF)  
DC gain (dB) “ 96.9 — 
一 Gain-bandwidth product (MHz) 10.97 “ 
Phase Margin (degrees) 61.2 
Settling time (Within 1% of input step size 194.9 
in unity gain configuration) (ns)  
+ Slew rate (Gain=l) (V/ |LIS) 5.68 
一 -Slew rate (Gain-1) (V/ |LIS) “ 10.16 
一 Cc, (pF) _ 5.8 — 
Cc, (fF) — 
DC Power Consumption (mW) 1.46 
一 Supply Voltage (V) ±1.5 
Table 4-2: Performance summary of the three-stage operational amplifier compensated by reversed 
nested Miller compensation 
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Chapter 5 Enhancement Technique for Reversed Nested 
Miller Compensation 
5.1 Introduction 
We have presented an introduction of reversed nested Miller compensation along 
with the RHP zero and complex conjugate poles characteristics. In this section, a circuit 
technique is proposed to modify the properties of these zero and complex conjugate poles 
in order to enhance the performance of reversed nested Miller compensation. 
Firstly, the presentation will start with the idea behind the technique. Secondly, 
small signal analysis and circuit simulation will be used to verify the improvement in 
performance. Finally, the experimental results for this circuit technique will be presented 
in chapter 7. 
5.2 Working principle of the proposed circuit 
Miller theorem is the foundation of reversed nested Miller compensation [8]. The 
capacitive feedback loops stabilize the amplifier by introducing negative feedback. 
However, the capacitive feedback paths represent a form of internal loading inside the 
amplifier. The feed forward effect from these compensation capacitors creates a RHP 
zero, because the feed forward current in these capacitors is out of phase with the current 
flowing into the loading capacitor [12] [13] [14]. Moreover, the loading capacitor has low 
impedance for frequency beyond the gain-bandwidth product of the amplifier. With the 
present of the compensation capacitors, the output impedances of the first and second 
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stages are pulled down to that of loading capacitor. Hence the gain and phase margin of 
the amplifier drop rapidly beyond the gain-bandwidth product. 
5.2.1 The introduction of a nulling resistor 
From the previous analysis of reversed nested Miller compensation, we have 
already known that the output impedance of the first stage chiefly determines the gain-
oyyi 
bandwidth product of the amplifier {co^ ^^ ^ =——-) .Thus , modification of output 
Cc^ 
impedance level at the first stage is the starting direction for the proposed technique. 
According to these observations, a nulling resistor is introduced at the output node 
of the capacitive feedback paths. The nulling resistor has the function of blocking the 
feed forward paths. Thus, it can prevent the output impedance of the first stage from 
being pulled down at high frequency. 
5.2.2 The introduction of a voltage buffer 
The transfer function for the complex conjugate poles in reversed nested Miller 
compensation is recalled here: 
c � = 7 ^——! ^ r (5.1) 
CciCl I +Q) Cc, 1 I 1 
^gm^gm^ y Cc^gm, gmj ) 
In considering a polynomial, we know that the coefficient of the highest order 
term has the strongest effect on the roots. By taking the above quadratic equation as an 
example, the real part of complex conjugate poles will be allocated to higher frequency if 
the second order term in the dominator can be diminished. 
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Figure 5.1: The complex conjugate poles can be allocated to higher frequency by diminishing the 
second order term a 
In equation (5.1), there are four variables in the second order term of the quadratic 
equation containing the complex conjugate poles. By increasing the transconductance of 
the second or third stage can suppress the second order term. However, it will increase 
the power consumption or transistor aspect ratio. In addition, we cannot alter the value of 
the loading capacitor because it depends on the next stage to be driven by the amplifier. 
In order to have consistence results between measurement and simulation, the minimum 
value of the loading capacitor should be at least equal to the capacitive loading from the 
measuring instruments. So the only one item we can make changes is the feedback 
capacitor Cc^. 
In the proposed compensation network, a voltage buffer is inserted at the input of 
the inner feedback path. The voltage buffer implements an impedance transformation, 
such that the infinite input impedance of the voltage buffer eliminates the loading effect 
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of the second stage. In addition, the low output impedance of the voltage buffer replaces 
the high impedance output of the second stage to drive the feedback capacitor Cc^  . 
Effectively, the relatively large RC time constant associated with the output of the second 
stage is replaced by a smaller one located at the output of the voltage buffer. 
In the following section, the small signal model of the proposed circuit will be 
formulated. The reversed nested Miller compensation and the proposed compensation 
technique will be compared with analytical and simulation results. 
5.2.3 Small Signal Analysis 
Figure 5.2 illustrates the general structure of the proposed amplifier. The 
assumptions used in the analysis of reversed nested Miller compensation will also be 
applied here. 
The small signal model is formulated as in figure 5.3. The parasitic capacitances 
at the output of the first and second stage are neglected, because their effects are 
insignificant when comparing with the two-feedback capacitors. This model takes into 
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Figure 5.3: Simplified small signal model of the amplifier using the proposed compensation network 
Vout 
Solving for , the transfer function of the proposed circuit is approximately given by 
Vin 
equation 5.2. The detailed derivation steps are summarized in the appendix D. 
f ( Cc 1 ( \ 
Adc 1+ R{Cc^ + Cc2) + Cc^rout s + Cc^Cc^R + rout s^ 
, … I I Sm^gm^r,) J J , � 
所 2 洲 w + i f ^ ccA f r c ^ ^ M i ^ ^ U i 
厂2 m i m ^ gm^ ) J 
where A^^ = —gm^ gm^ gm^ r^ r^ r^ 
It can also be written as: 
r r Cc � ( \ ^ ^ 
— 1 + R{Cc^ -^Cc^) + Cc^rout s + Ccfic-^R + rout s'^ 
A �� U^s ) J 
Airnmc � 7 ^ 7 -( ；^ N P. jJ 
Cc， 1 rout Cc,Cr 2 Cc,Cj Cc. (1 + Qm.rout) � 
V^'^i 人 巩 讽 gm, ) J 
Similar to the reversed nested Miller compensation, the gain-bandwidth product is given 
by: 
� G B W =， ( 5 . 4 ) 
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5.2.4 Sign Inversion of the RHP Zero with Nulling Resistor 
By observing the transfer function, there is certain freedom to modify the 
characteristic of the numerator through the use of a nulling resistor. By setting the first 
order term in the numerator to be positive, the roots of the numerator will always be 
located on the LHP. Effectively, the RHP zero in the reversed nested Miller 
compensation is inverted in sign to the LHP in the proposed circuit. The condition for the 
sign inversion to take place is approximately given by: 
X 丄 X 丄 ) ( 5 . 5 ) 
Ccj +CC2 gmji 
RHP zero cancellation technique using nulling resistor is common in two-stage 
operational amplifier [12] [14]. However, there are several reasons to make the proposed 
compensation strategy different from the traditional one. Firstly, the suggested solution 
inverts the sign of RHP zero. In traditional technique, a nulling resistor is used to 
generate a pole over the RHP zero to exactly cannel it. Unfortunately, process tolerance 
or temperature variation often makes the resistance different from the theoretical value 
16]. Consequently, the pole cannot fall exactly over the RHP zero and closely spaced 
pole-zero doublets are usually left. These doublets do not have significant effect on the 
phase margin or closed loop stability. However, these doublets introduce slow settling 
component in the step response [7], and settling time is usually a deterministic parameter 
for operational amplifier to be used in discrete time application [16]. 
In traditional compensation network, the nulling resistor value is equal to the 
reciprocal of output stage t r ansconduc tance [12] [15]. Under the requirement of low 
gm 
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power consumption, the output stage transconductance may be in the order oflO—斗 or 
even lower. As a result, the corresponding resistance will be about tens of kilo ohms. The 
large resistor will consume chip area and its parasitic capacitance cannot be simply 
neglected. In this work, the nulling resistor is suppressed by a factor equal to the gain of 
the second stage as given by equation (5.4). The reduced nulling resistance enables the 
resistor to be implemented by the degenerated polysilicon gate of the transistor. It can 
provide a more accurate implementation and reduce the associated parasitic capacitances 
[16]. 
5.2.5 Frequency Multiplication of the Complex Conjugate Poles 
Same as the analysis of reversed nested Miller compensation, the principle of 
superposition is applied again by considering the complex conjugate poles as a separated 
system [17]. 
7 7 ^ X (5.6) 
rout Cc.Cj 7 Cc.Cr Cc. (1 + Qm.rout) , 
厂2 g爪2§爪3 gm^ ) J 
Equation (5.6) shows the complex conjugate poles of the proposed compensation 
rout 
scheme. It can be observed that there is a factor equal to in the highest order term of 
dominator. This observation has proved the significance of impedance transformation by 
the voltage buffer. In circuit level, the expression means that, the low output impedance 
of the voltage buffer replaces the high output impedance of the second gain stage to drive 
the inner feedback path Ccj. In frequency domain, the expression represents that, the real 
f 
part of the complex conjugate poles is multiplied by a factor roughly equal to ~ — . As a 
rout 
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result, the gain-bandwidth product of the amplifier can be enhanced by scaling down the 
compensation capacitor Cc? and at the same time, closed loop stability or phase margin is 
not degraded. 
In addition, the implementation is economic because the modification of one 
circuit node leads to the frequency multiplication of two complex conjugate poles. 
Although the voltage buffer may consume extra power, the loading isolation by the 
voltage buffer can minimize the driving power of the second gain stage. Thus, the power 
consumption is not significantly increased after the circuit modification. 
个丨m 
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Figure 5.4: Frequency multiplication of the complex conjugate poles by the impedance 
transformation 
By comparing the coefficients in expressions (5.6) and (4.8), the natural 




V rout y CCjC^ 
1 pT" f Q I l + gm,rouA (53) 
2]l roia]j Cl yCc-^gm^ gm^ J 
Comparing the two corresponding parameters in reversed nested Miller 
compensation, it can be seen that the natural frequency and the damping factor in the 
厂 
suggested circuit are enhanced by a factor roughly equal to ^  ~ — , where r^ and rout 
V rout 
are the output resistances of the second gain stage and the voltage buffer respectively. If 
the second gain stage is a simple common source amplifier with long channel transistor 
(lum channel length is used to balance the trade-off between dc gain and bandwidth), the 
output resistance is generally in the range of about lOOkQ. 
VDD 





Figure 5.5: Voltage buffer implementation by common drain configuration 
Moreover, the output resistance of a common drain voltage buffer is about 2-3 
kQ. With the above conditions, it is not difficult to draw the following conclusion. 
i > 1 0 (5.9) 
rout 
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Hence, the real part of the complex conjugate poles is multiplied up by at least 
one decade in the frequency domain. In time domain response, the frequency 
multiplication leads to the enhancement of damping factor and minimization of the 
settling time. 
5.2.6 Stability Conditions 
In the suggested circuit, the first order term in the polynomial containing complex 
conjugate poles becomes always positive after the modification. It means that the 
complex conjugate poles will always be located on the LHP. In other words, positive 
exponential terms due to this pair of complex poles can never appear in the impulse 
response. This is an inherent feature of the suggested circuit and no special biasing 
scheme is required to achieve this. 
In order to set the real parts of the complex conjugate poles outside the unity gain 
frequency, the following condition must be satisfied. 
^ 2 gm^r out � 
1 
Cc, > � 巩 厂2 )—Cl (5.10) 
1 + gm^rout 
The analytical method used in reversed nested Miller compensation is applied to 
here again. Assuming that the effect of the zeros is negligible and considering that the 
poles of the amplifier in unity-feedback configuration with a third-order Butterworth 
frequency response [8] [9] [10], the transfer function of unity-gain feedback H{s) with 
cut-off frequency co^  is given by: 
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讯 力 = A i r n m c ⑷ 
1 + "^IRNMC (^) 
H(s) =—— ^ p - (5.11) 
unity feedback configuration with Butterworth response 
To obtain (5.11), the open loop transfer function of the amplifier should be in the 
format shown in (5.12): 
I^RNMC � = r n (5.12) 
^ ― 1 + S(丄) + 
� �L 2份/ _ 
By using this model, three equations are set up by comparing the coefficients of 
the dominator in expression (5.3) with those of (5.12). 
2 _ Cc, 
��gf^i 
1 — Cc^C^ ^ Cc^ (l + gm^rout) 
��Cc^gm^ gm^ 
1 _ rout Cc\Cl 
icDo ,2 mimz 
By solving the above equations, the dimensions of the two compensation 
capacitors are respectively given by: 
1 ( \ 
C c , = — — . ^ 4 � Cl (5.13) 
1 il gm^) 
4gmi rout H  
I S^^J 
f \2 
C c i : i — — — f i 丫 2 � ( 5 . 1 4 ) 
(雇H丄）〈謂,人容历3 J 
I g所 3 J 
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In equations (5.13) and (5.14), we have obtained sufficient information for the 
sizing of the compensation capacitors. Up to here, the analytical results for the reversed 
nested Miller compensation are recalled and compared with those of the proposed 
compensation scheme in table 5-1. 
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Reversed Nested Miller Improved Reversed Nested Miller 
Compensation Compensation  
Gain-bandwidth gm^ gm^ 
product ^ ^  
^ , 1 � � 4 成 
帆 , ( 1 U s m , ) 
^gm^ rout H  
I g肌3� 
^ 2 巩 Cl { 丫 
讽 1 ( Ac 
+ 丄 ） 讽 J L 
V 評 3 J  
Underdamped Igm^gm^ r^  Igm^gm^ 
natural frequency 乂 ^ ^ i T ^ t f c ^ 
Damping factor ^ l jCc.gm^gm^ f Cc^ + Q — _ 丄 r, ICc^gm^gm, f C^ + \ + gm^rout^ 
2 V Cl t Cc^gm, gm^ J 2 \ rout]! Q gm, ) 
Table 5-1: Analytical results for the reversed nested Miller compensation and the proposed 
compensation scheme 
From table 5-1, the two compensation methods share the same expression for 
QYYl 
their gain-bandwidth products ——-.However, the compensation capacitor Cc! has been 
Ccj 
suppressed by a factor y ^ in the proposed circuit. In other words, the 
Agm^ rout-\  
I 讽 J 
gain-bandwidth product of the proposed circuit is improved by a factor of 
( 1 ) 
rout + without increasing the transconductance of the first stage. Moreover, 
V Sm,) 
the damping factor for the complex conjugate poles has been improved by a factor 
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f* 
roughly equal to- ~ — . This modification leads to improvement in transient response 
V rout 
such as settling time. In order to verify the analytical results listed in table 5-1，circuit 
simulation results will be presented in the next section. 
5.3 Performance Comparison 
In this section, a three-stage operational amplifier is designed using the improved 
reversed nested Miller compensation techniques. To facilitate the comparison, the phase 
margin and the power consumption will be set equal to that of the previous design in 
chapter 4. Finally, the performance parameter of the two designs will be compared. 
VDD = 1.5V 
DC = 0.5 V J Cc2 L r L DC乂5 V J 
O c | Mi H h A A — — \ Omc| M10 
DC=0_5 V l I 
• 1 M6 Vout 
O ^ LM2 msH Id-HQ h — ^ c | HMS “ 
n n H Dc=-o.5 V n 丄广• 
R Cc1 L I _ T CL 
J J - v w - ^ P Hm J^ C J 
M4 I 1 _M5 I p 1 M7 M9 | 1 •i/MI 
VSS = -1.5V 
Figure 5.6: Schematic of the proposed amplifier 
The schematic of the proposed amplifier is shown in the figure 5.6. The input and 
output stages are identical to the amplifier described in the previous chapter. In the 
second stage, loading isolation from the voltage buffer minimizes the driving power of 
the common source amplifier. Thus, power consumption is not increased although the 
proposed circuit introduces two additional transistors for the implementation of common 
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drain buffer. The aspect ratio for the transistors of the proposed amplifier is summarized 
in table 5-2. 
Partitions of the Transistors W/L 
amplifier  
First gain stage ^ 46Qu/lu  
(differential amplifier) M2, M3 一 27.6ii/lu 
M4, M5 5Qii/lu 
Second gain stage ^ SOu/lu  
M7 一 2Qii/lu 
Third gain stage ^ 3Qu/lu  
M9 — 12u/lu 
— MIO 32Qu/lu ~ ~ 
M i l 一 56u/lu 
Common drain buffer M12, M13 10u/0.6u 
Table 5-2: Aspect ratio for the transistors in the proposed amplifier 
The two amplifiers are designed with AMS 0.6 jam CMOS technology and their 
performance parameters are summarized in table 5-3. The step responses, gain responses 
and phase responses of the two amplifiers are shown in the figures 5.7, 5.8 and 5.9 
respectively. The results of the proposed circuit are shown by solid line. 
Reversed Nested Miller Improved Reversed Nested 
Compensation Miller Compensation 
(Schematic simulation) (Post-layout simulation) 
Loading Capacitance (pF)  
Phase Margin (degrees) 61.2 59.7 
DC Power Consumption 1.46 1.44 
(mW)  
Gain-bandwidth product 10.97 19.60 
(MHz)  
Settling time (Within l%of 64.22 
step size) (ns)  
+ Slew rate (Gain-1) (V/^is) 5.68 一 6.23 
-Slew rate (Gain-1) (V/^is) 10.16 12.25 
Cc, (pF) 5.8 — 
Cc, (fF) — 1300 
R(Q) - 300 
DC gain (dB) 96.9 96.9 
Table 5-3: Performance summary of the tw o operational amplifiers 
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Figure 5.7: Transient response showing the shortened settling time of the proposed circuit 
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Figure 5.8: Gain responses of the amplifiers compensated by reversed nested Miller compensation 
and the proposed compensation technique 
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Figure 5.9: Phase responses of the amplifiers compensated by reversed nested Miller compensation 
and the proposed scheme 
5.4 Conclusion: 
u p to here, some conclusions about the improvement of reversed nested Miller 
compensation can be drawn. 
5.4.1 Circuit Modifications: 
1.) The RHP zero in reversed nested Miller compensation is inverted in sign and placed 
in LHP. 
2.) The frequency of the complex conjugate poles is multiplied by a factor with 






Figure 5.10: Positioning of the poles and zero after the circuit modification 
5.4.2 Advantages: 
1.) Gain-bandwidth product is improved without degrading stability or phase margin. 
2.) Settling time is minimized due to the enhancement of damping factor for the complex 
conjugate poles. 
3.) The small nulling resistance facilitates the implementation. Variations due to process 
tolerance can also be minimized because this is not a pole-zero cancellation technique 
and the resistance does not need to be exact. 
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Chapter 6 Physical Design of Operational Amplifier 
6.1 Introduction 
When the functionality of the circuit is verified at the schematic level, a layout 
representation of the circuit is made. The extracted layout contains the parasitic 
information, which is inherently present. A post-layout simulation can be carried out and 
it gives a more realistic and better performance evaluation of the circuit. 
6.2 Transistor Layout Techniques 
In analog circuit, the transistors are much bigger than those in digital circuit. 
Moreover, matching between transistors is essential in analog circuits such as the 
transistors in a differential pair. With a view to these requirements in analog circuit 
layouts, special transistor layout techniques are used to reduce area and parasitic 
capacitances associated with the transistors. The layout techniques are important because 
the parasitic capacitances will affect the speed and performance of the circuits. 
6.2.1 Multi-finger Layout Technique 
For a large transistor, it is usually realized using a parallel combination of small 
transistors. Those transistors have their source and drain terminals shared with their 
neighbors. It is clear that total source and drain areas are reduced and hence transistor 
area and parasitic capacitances. A layout diagram showing a large transistor is realized 
using four smaller transistors is shown in figure 6.1. Each smaller transistor has the same 
length as the large transistor, but its width is one-fourth of the large transistor. 
It is obvious from figure 6.1 that node 1 contains two junctions J2 and J4, while 
node 2 contains three junctions Jl, J3 and J5. Node 1 is usually the drain node as this 
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node has smaller junction area and hence less parasitic capacitance than node 2. The 
parasitic capacitance in the source node has no adverse effect if the source node is 
connected either to ground for a n-channel MOS or to supply for a p-channel MOS. This 
is due to the fact that the parasitic capacitances are shorted in these two cases. 
A A _ 
- H L H L H L 
Node 2 
ji r i J3 j n ^ ^ J5 
• • • • • 
• • • • • • • • • • • • • • • • 
j2 p n J4 — 
Nodel 
Figure 6.1: Multifinger layer technique for large transistor 
6.2.2 Common-Centroid Structure 
Some analog circuit building blocks like the differential pair and current mirror with 
unity gain demand two transistors to be identical or closely matched. These building 
blocks can be large in size. In order to minimize the gradient effects such as process and 
temperature variation across the circuit, they are realized by using multiple-gate fingers 
structure shown in figure 6.1. The fingers of one transistor are placed alternatively with 
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those of the second transistor. This structure is commonly known as common-centroid 
layout technique for minimization of error caused by gradient effects. A common 
centroid layout of a differential pair is shown in figure 6.2. 
Drainl I I Drain2 
H h 
( ^ ‘ r c e 
D rainl 
• nTnTf • • • | ir5T[ • • f n ] 
• • • • • • • • • 
• • • • • • • • • • • • • • • • • • • • • • • • • • • 
I I I I I I I • • • • • • • • • • I 
D rainl 
Source 
Figure 6.2: Common centroid layout technique for the differential pair 
6.3 Layout Techniques of Passive Components 
6.3.1 Capacitor Layout 
Capacitors prove indispensable in most of today's analog CMOS circuits. Several 
parameters of capacitors are critical in analog design: nonlinearity (voltage dependence), 
parasitic capacitance to the substrate, series resistance, and capacitance per unit area. In 
CMOS technologies modified for analog design, capacitors are fabricated as "poly-
diffusion," "poly-poly," or "metal-poly" structures. The poly-poly structure is used in this 
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project and its structure is illustrated in figure 6.3. The idea is to grow or deposit a 
relatively thin oxide between two floating conductive layers, thereby forming a dense 
capacitor with moderate bottom-plate parasitic. 
1 _ _ > 
Q Po]y2 
Oxide 
I Polyl I 
c • 
Figure 6.3: Capacitor with poly-poly structure 
6.3.2 Resistor Layout 
A CMOS process may be modified so as to provide resistors suited to analog 
design. A common method is to selectively "block" the silicide layer that is deposited on 
top of the polysilicon, thereby creating a region having the resistivity of the doped 
polysilicon. 
The use of silicide on the two ends of the resistor in figure 6.4 results in a much 
lower contact resistance than that obtained by directly connecting the metal layer to 
doped polysilicon. This improved both the definition of the resistor value and the 
matching with identical structures. Also, for a given resistance, poly resistors typically 
exhibit much less capacitance to the substrate than other types. These resistors are quite 
linear, especially if they are long. The primary difficulties with silicide-block poly 
resistors are variability, mask cost and process complexity. 
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M etal I I M etal 
” p h y I I FOX 
I Poly I 
Figure 6.4: Poly resistor structure 
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Chapter 7 Measurement Results 
7.1 Overview 
The two operational amplifiers presented in the previous chapters are fabricated with 
AMS 0.6|im CMOS technology. The test chips are experimental evaluated and the 
measurement results are presented in this chapter. 
7.2 Measurement Results for the Current Feedback 
Operational Amplifier 
7.2.1 Frequency Response of the inverting amplifier 
The setup shown in figure 7.1 is used to measure the frequency response of the 
inverting amplifier constructed by the current feedback operational amplifier. Micro-
photographs of both chips are shown in the appendix. 
R2 
AAAA. MAXIM 950MHz 
jji FET-input Buffer 
I — — ^ ^ ^ ^ Rou 仁 75ohm 
< > — ' ~ X l ^ “ V W \ r n 
^Rin=50ohm + ^ ^ L 
X ^RpiDbe=50ohm 
Q v m > 
Figure 7.1: Setup for measuring the frequency response of inverting amplifier 
A 50 Ohms resistor models the input impedance of the network analyzer. A voltage 
buffer is used to isolate the inverting amplifier from the network analyzer and eliminate 
the loading effect to the amplifier by having a FET-input and 75 Ohms output impedance. 
The gain responses of the inverting amplifier were measured by the s-parameter S21. 
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The frequency responses of the inverting amplifier with various gain configurations 
are shown in the following figure. The 3dB bandwidth is relatively constant and thus the 
unity gain frequency increases linearly with the gain of the amplifier. Table 7-1 shows a 
numerical summary of the AC performance of the inverting amplifier. 




20 - v 〜 、 ： ^ ^ 
I \ X 
I 15 - \ \ \ 
？ \ X 
0 1 1 ^ ‘ \ 1 1 1 1 1 
5 5 5.7 5.9 6.1 6.3 6.5 6.7 6.9 7.1 7.3 7.5 
-5 」 
Frequency (Log) 
Closed-loop Gain 3-dB Bandwidth Unity gain frequency Phase Margin (degree) 
10 dB 1.284MHz 4.26MHz ^ 
15 dB 1.123MHz 6.08MHz ^ 
20 dB 1.023MHz 10.78MHz ^ 
25 dB 925.5kHz 16.04MHz 
Table 7-1: 3-dB bandwidth, unity gain frequency and phase margin as a function of closed-loop gain 
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7.3 Measurement Results for the Three-Stage Operational 
Amplifier 
7.3.1 Input Offset Voltage Measurement 
By connecting the operational amplifier in unity gain configuration, the input offset 
voltage is measured at the output node with the input connected to ground. The circuit 
schematic is shown in the figure 7.4. 
(•、、、Input Offset 
、工’ Voltage 
Figure 7.4: Setup for measuring the input offset voltage 
The measured input offset voltage is equal to 7.4mV. 
7.3.2 Input Common Mode Range Measurement 
With the same setup for measuring the input offset voltage, the DC transfer 
characteristic for the unity gain configuration is obtained by sweeping the input DC 
source. The output voltage is plotted against the corresponding input in figure 7.5. The 
input common mode range is between -1.4V to +1.27V as shown in figure 7.5. 
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Input common mode range measurement 
1500 n 
1000 - ^^^^^ 
I 500 -
g) , , i ‘ ‘ ‘ 
？ -1.5 -1 -0.5 0 0.5 1 1.5 
t -500 -
i. ^ ^ ^ ^ 
3 - 1 0 0 0 -
-1500 -
-2000 J 
Input commom mode voltage (V) 
Figure 7.5: DC transfer characteristic of the unity gain configuration 
7.3.3 Gain Bandwidth Measurement 
The oscillator circuit in figure 7.6 is used to determine the gain bandwidth product of 
the voltage feedback operational amplifier [20]. Without an input signal source, the gain 
bandwidth product is measured by determining the oscillation frequency and the values 
of the passive components. 
R T 
m — 1 
H WAr-l 
分 R2 
澤 R 1 
Figure 7.6: Circuit for determining the gain-bandwidth product of the operational amplifier 
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The following model is used to understand the nature of the oscillator circuit shown 
in figure 7.6. The relationship between the gain-bandwidth product and the oscillation 
frequency is derived with the help of the following model. 
Vin ^ ~ V o u t 
Figure 7.7: Model for the oscillator circuit 
The transfer function of the circuit shown in figure 7.7 is given by: 
V 4 
= — ^ (7.1) K 1 -耶 
From the circuit schematic in figure 7.6, 
Positive feedback factor, 6+ = (7.2) 
1 
sC 1 
Negative feedback factor, p— = —~ = (7.3) 
灭 + 丄 \ + 
‘ 《 
Assume that the open loop transfer function of the operational amplifier is given by, 
A 二 (7.4) 
1 +丄 
By putting equations (7.2), (7.3) and (7.4) into equation (7.1), the closed loop 
transfer function of the oscillator circuit is given by, 
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^ = — ^ where B = B-B 
1-AjS “ 尸-
V 、 咖 
^ = ^ (7.5) 
& 一 + s i - ^ + + (1 + A) - AP.) 
By adjusting the resistance ofR^ or the positive feedback factor to satisfy the 
condition in equation (7.6), 
1 
(7.6) 
The first order term in the dominator becomes zero and the pair of complex 





Figure 7.8: Locations of the complex conjugate poles 
The circuit in figure 7.6 starts to oscillate and the natural frequency of the 
oscillation is given by, 
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心 (7.7) 
By putting equation (7.6) into equation (7.7), 
f 1 ) 
+ <^0 
GBW = RC^ co^  
v 
GBW = RCm^ + —i— + 
r CO ^ Q 0 
GBW « R^CW + (7.8) 
The experimental values for the passive components are listed in the following table. 
The waveform of oscillation is captured together with the period of oscillation. 
Component Measured values  
— R^kn) 1.3571 一 
CA^F) 0.01 
Table 7-2: Component values used in the experiment 
84 
國 
W H 2 0 0 ^ 0V fill 
I • v  V . 
m 1 ， 。 . … \ 一 I — — \ .…/丨：...\ ‘ 1 …丨 \ 1 . . . 一 r ： i k / - . . . . . . [ — . ： — M — ： — . . . ：： . . . U ：—I i; S I I |e..： I I N 1 I ： 
9|X il-：：: ，. ... ，". 
1 . i| 1 r 
I P ' - | | —L,.一.„.„..：„..…....—.Bki„,一...,.〜.、...,,...」,•一.•一一,.、。,..….… ；—.....,,,,,....,..,...一,—... 
———'"""EI^ BHTI ie n." . . . 一 ' i 
PMHI current nean std dev win wax j^HI P^riodfg*] 2.0918 从s 2 .093216 m® 4.935 ns 2.0715 jis 2.1117 从s 
Figure 7.9: Waveform of the oscillator for determining the gain-bandwidth product of the 
operational amplifier 
The mean period of oscillation was measured to be 2.093246 jus 
2jr 1 
G W = (1.3571xl0')(0.01xl0-')( + z ^ 
2.093246x10-' (1.3571x 10')(0.01x lO"') 
GBW ^\9A1 MHz 
7.3.4 DC Gain measurement 
With the same setup for the measurement of gain-bandwidth product, the DC gain of 
the operational amplifier is estimated by using the positive feedback factor. 




— + CO. 
1 GW 
“ GBW 
By rearrange the terms, we have 
A = GBW ( 7 9 ) 
The experiment for the measurement of gain-bandwidth product was repeated to 
obtain another set of data. 
® M———y mmmiBii^ fa— •• • — 一 “ “   
ill ililliBWiiiiiifiiilii I iiiiiiiliim-l'i iri- mmnrfi 'Ifcr-' 
ivw i 1 7 • � 
i 
Ba.  
- … n P B i n E P ^ B H I 
nt mean std dsv niti max 
2 MS 2.D5926D as 1 .575 ns 2.0叩6 jis 2.0771 从s 
Figure 7.10: Waveform of the oscillator for determining the DC gain of the operational amplifier 
— Period of oscillation (|LIS) 2.059260 
RT (kQ) 1.3571 — 
_ CT (KIF) _ 0.01 — 
— R2 (kQ) _ 99.804 _ 
— R1 (Q) 65.184 
Table 7-3: Numerical summary for the determination of the DC gain 
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^ 一 (2 ; rx20.12xl0 ' )  
“—65.184(2;rx20.12xl0^) 1 
65.184 + 99.804x10' (1.3571 x 10')(0.01 x 10"') 
A, ^83A2dB 
Thus, the DC gain was estimated to be 83.12 dB. 
7.3.5 Slew Rate Measurement 
The slew rate of the operational amplifier was measured by using the unity gain 
configuration. The high impedance input of the oscilloscope was modeled by using a 
lOMQ resistor and a lOpF capacitor. 
A Input Voltage ^ 丄 10M Ohm//10pF 
一 W Step _ - j -
Figure 7.11: Setup for the measurement of the slew rate 
The captured waveforms of the above schematic are shown below. The slew rate is 
given by the maximum rate of change of the output voltage. 
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Figure 7.12: Waveform for the measurement of the slew rate 
With this method, the + slew rate and - slew rate were measured to be 11.1 V/|is and 
16.5 V/|Lis respectively. 
7.3.6 Phase Margin 
M p g ^ ^ ^ f l r x n . . . OV m i 
3 - _ 
�I  
V 
i ] ： •——一---——----iT^c：!：：!：：：：：：!；：：::[二 
1 丫 f : , 
^^^^^ .. r- ... .. • i 
izL. ! •:� i 
•HHMnm* / • • i 
. . ； . .I 
洒 I 
rs I i 
I-J L ： 9；] 
BHiilEr^l^im•� gyygf^fo'ov 
current man std dev mn nax OvfirshoM iZ^ ) 12.3/. \ZM QMS'/, WM 15.6)： 
— I  
Figure 7.13: Waveform for the measurement of percentage overshoot 
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The percentage overshoot was measured to be about 12.8% and the phase margin 
was determined by the expressions (7.10) and (7.11) [21] [22 . 
Percentage Overshoot = e � (7.10) 
Phase MdLVgin = tan"^< , ^ > (7.11) 
[ 一 2 广 
The phase margin was determined to be about 55.50� 
7.3.7 Performance Summary 
— VDD (V) 1.5 - 
VSS (V) — 
— Pbias (V) 0.5 一 
— Nbias (V) -0.5 —   
Input offset voltage (mV)  
Input common mode voltage range -1.4V to + 1.27V  
Loading capacitance (pF)  
Gain-bandwidth product (MHz) 19.46 
Phase margin (degree) 55.50 
一 DC Gain (dB) 83.12 
+ Slew rate (V/iis)(Unity gain 11.1 
configuration)  
-Slew rate (V/|as)(Unity gain 16.5 
configuration)  
Overshoot (%) 12.8 
Settling time (ns) (Within 1% of the step 114.95 
size)(unity gain +1) 
DC power consumption (mW) J lA  
Table 7-4: Measurement results of the voltage feedback operational amplifier 
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Chapter 8 Conclusions 
In this work, a two-stage current feedback operational amplifier and a three-stage 
voltage feedback operational amplifier were designed. Due to the gain degradation in 
modem sub-micron CMOS technology, multistage architecture was adopted in these two 
designs and compensation methods were suggested to relax the bandwidth reduction and 
stability problem in these multiple poles system. 
The first design is a two-stage current feedback operational amplifier. The open loop 
transimpedance gain and output voltage swing are improved by the two-stage 
architecture. Active current mode compensation is used to preserve the bandwidth in the 
presence of additional signal delay in the second gain stage. This compensation technique 
made use of an embedded current buffer with no extra component is needed. Thus, the 
resulting circuit topology can be kept simple and power consumption is minimized. The 
design of this current feedback operational amplifier is summarized in chapter 3 and the 
measurement results are reported in chapter 7. 
In the three-stage voltage feedback operational amplifier, an enhancement technique 
for reversed nested Miller compensation is proposed. In contrast to previous reported 
techniques, we invert the sign of the RHP zero rather than exactly cancelled it or shifted 
it to higher frequency. Thus, the stability problem due to the RHP zero is completely 
solved. In addition, the real part of the complex conjugate poles is multiplied by a factor 
with magnitude larger than 10. Consequently, the complex conjugate poles are shifted up 
by at least one decade in the frequency domain. As a result, gain bandwidth product and 
settling time are improved without degrading the stability. Moreover, the small nulling 
resistance facilitated the physical implementation. Variations due to process tolerance 
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could be minimized because this is not a pole-zero cancellation technique and the nulling 
resistance does not need to be very accurate. 
In order to verify the proposed technique, a test chip was fabricated with 0.6um 
CMOS technology. The measurement results show good agreement with the analytical 
and simulation results. The gain-bandwidth product and phase margin of this three-stage 
operational amplifier are equal to 19.46MHz and 55.5° respectively, with a capacitive 
loading of 15pF. Moreover, a measured DC open loop gain of 83.12 dB and the fast 
settling time has demonstrated. 
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Chapter 9 Appendix 
Appendix A: Schematic of a Conventional Current Feedback 
Operational Amplifier 
VDD 
11 ^ 11 I 
J t— Q3 -‘ V Q11 
_ J N _y � Q1 Q9 Vin+ K Vin- N Vout 
[3— V —a z V •> 
Q2 Q10 
^ Q4 • ~Cc -T ^   
I V 
(> ) ^ |[Q8 〔 ） 
T r S I 
vss 
The input unity gain buffer consists of transistors Q1-Q4. Q3 and Q4 are a 
complementary pair and they are configured to form a push pull stage with low output 
impedance. Q5 and Q6 sense the feedback current and then mirror the current to the high 
impedance node formed by Q7 and Q8. The output stage consisting of Q9-Q12 buffers 
the voltage at the high impedance node Z to the output, thereby providing low output 
impedance. Dominant pole compensation is realized by placing a capacitor between the 
high impedance node and ground. 
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Appendix B: Derivation of transfer function for the current 




w — — r n 丄 T T ^ 
Y I I t =Zcb 
I 1 T 丁 丫 r T 
w^  
丄 R2 
By applying KCL, four equations are written down. 
厂 厂 加 - 厂 2 丫 � V Q 
V rout + ^ 
^ sC.Vout 八 lin b_ = 0 
p (l + r.CrSyout K - Four ^ gm^Vy + Im + ^—— 2 = 0 
Vout-V, Vin-V, V,八 
-+ - - ^ = 0 
rout 
By solving the above equations,厂卯 ,is given by: 
Vin 
rout « 0 
: "2(1 + r^A^y)(及 1 + S V A + grn姚 + C,r,R,s)  
彻 � 
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In the dominator, 
The constant term is given by: 
=R^r^ + gm^r^r-^R^ + R 凡 
The first order term is given by: 
=C抓 
The second order term is given by: 
= 
By using the approximated values, the transfer function is simplified as: 
厂2(1 + 机彻 1 + gm,r,R, + + C,r,R,s)  
ViH �CfibCi^r她f)/ + + + + + rj> + + 
厂—： (1 + + gm 她 + gm,r,R, + C,r,R,s)  
彻 � + + QCMAV + (Q^I^I + Cbgm她、R, + r,))s + + 
s^i mi 
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By using the dominant pole approximation, 
The dominant pole is 
二 1 
mi 
= ^  
1 
« 
Thus, the transfer function can be written in the following format, 
Vout � 1 (1 + Cb + gnij J\ R^ + gm-^ r\ R: + Cj f\R^ s) 
Vin � + +Z>5' + l) 
With further simplification, the transfer function is given by: 
Vout 二 1 W + + + + 
L ^m ^m GjJb _ 
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Appendix C: Derivation of transfer function for the amplifier 
using reversed nested Miller compensation 
Cc2 
Cc1 
node a nodeb node c 
— |— r - -1 —I _ • • 
I I Vout 
: k 44 :14 A 4 本。L “ 
YGmlV in T | YGm2V1 T | YGm3V2 丁 
• * 
I I 
_ _ I • ； 
By applying KCL, three equations are written down: 
V 
node a \ + + (V^ - Vout) - gm^Vin = 0 
nodeb : ^ + sCc^(F^ - + =0 
,2 
Vout 
nodec : + sC^Vout + sCc^ (Vout -V^)- gm^厂2 二 • 
,3 
By solving these equations, the exact solution for 厂洲,is given by: 
Vin 
/ / \ \ 1 Cci Cc， CCfCc，2 
-gifhgm-^gm^r^r^r^ 1 - - + s -s 
Vo^t 一 V \Sm2 SmlSmS^l 7 SmlSm^ y 
+ (CVi + Cc,{r, + Cc,3 + Q/3 + +1 
In the dominator, 
The first order term is given by: 
^ Cc^gm^gm^r^r^r^ 
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The second order term is given by: 
By using the approximated values, the transfer function is simplified as: 
/ / \ \ Cci Cc-y Cc^ 2 
“S^l 1_ 1 s S 
Vout _ \Sm2 SmlSm^^l 7 SmlSmZ j 
By using the dominant pole approximation, 
The dominant pole = ： 二 
first order term in the do min ator Cc�gm^ gm^ r^ r^ 
Thus, the transfer function can be further simplified in the following format: / / \ \ 
Cc 1 Cc2 Cc^ Cc^ 2 “ 1 ' S  
Vout _ \ \Sm2 SmlSmi^l 7 SmlSm^ 
Vin (Cc^gm^gm^r^r-^r^s + + +1) 
With further factorization, the transfer function is then given by: 
. . Cc� Cc n Cc 1 C^c， 9 
Adc 1- - + s  
Vout y \Sm2 SmlSmZ^l J SmlSmZ j 
、評2評3 V Cc聊3 gm^ J J 
where A^^ =-gm^gm^gm^r^r^r^ 
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Appendix D: Derivation of transfer function for the amplifier 




~ W r - H l — — — — I 
R Cc1 rout 人 Y2 
node a node b \ / node c 
~ I r " ^ v � u t 
: k 4 4 ： ! A 4z} :T A 4 ‘ 
V G r n l V i n T I V1 N^Gm2V1 T | V2 Y G m 3 V 2 T • • 
書 I 
• • • • • * 
By applying KCL, four equations are written down: 
V V - Vn 
node a : — + — gm^Vin = 0 
尸 1 R 
y 
nodeb : — + = 0 
node c : Vo^ + ^^^汉广 + ^^^^ (Vout - Vn) - gm^ 
Vn-V V - Vn node d : sCc. (Vn - Vout) + ^ = 0 
, 丄 1 R rout H  
sCc^ 
By solving these equations, the exact solution for YSl^ is given by: 
Vin 
, ( Cc � f 1 rout �） - 1 + R[Cc^ +Cc,) + Cc^rout s + Cc^Cc^R + rout s: 
Vout : I. V ] g爪2 g奶3,2 J gm夢凡 J J 
Vin f Cc^Cc.Rr^ +Cc^CjRr^ +Cc 丨 Cc„3 + � 
Cc, Cc 2 C； ；'3 ro I//(R + + Cc^C + Cc, Cc, Rrout + Cc, Ccj r, rout + Cc^Cc^ r^ rout + Cc, C^  rout + s^ 
r, (1 + gm,rout) ) 
(Cc, 
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In the dominator, 
The first order term is given by: 
二 (Cc^R + Cc-^R + Cc/i + Cc2f\ + Cc^gm^r^r^ + Cc^r^ + (^乙厂3 + Cc-^gm^gm-^r^rjr^ + Cc^rout) 
« Cc-^gm^gm^r^r^r^ 
The second order term is given by: 
+ Ccfi^Rr^ + Cc^C^Rr^ + Cc^Cc^r.r, + Ccfij^r^ + Cc^Cj^r^ + 、 
=Cc^ Cl gm^ f\厂2 尸3 + Cci Cc2 Rrout + Ccj Cc^r�rout + Cc^ Cc^ r^ rout + Cc^ Q r^ rout + 
^Ccj Cc^ gm^r^ r^ r^ (l + gm^ rout) ) 
~ Ccfi^gm^r^r-^r.^ + Ccfic^gm^r^r^r^ (1 + gm^rout) 
By using the approximated values, the transfer function is simplified as: 
< f Cc ^ f 1 rout � 
- g m ^ g m ^ g m ^ r ^ r ^ r ^ 1 + R{Cc^ +Cc2) + Cc^rout s + Ccfic^R + rout s^ 
Vout — ly I grrijgm^r^) ygm^ gm^gm^Rr^) 
Vin Cc^ Cc^ C^ r^ rout{R + r\ + (Cc^ C^ gm^ r^ r^ r^  + Cc^ Cc^ gm^ r^ r^ r^  (1 + gm r^oui^ s^  + Cc^ gm^ gm^ r^ r^ r^ s +1 
By using the dominant pole approximation, 
The dominant pole = ！ = 1 
first order term in the do min ator Cc^^ gm^ gm^ r\ r: r^ 
Thus, the transfer function can be further simplified in the following format: 
< f Cc ^ / J r �� -gm^ gm^ gm^ r^ r^ r^  1+ r{Cc^ +Cc^) + Cc^rout s + Cc^Cc^R + rout ^^ 
Vout : �I gm夢) mim^^r^ J J 
Vin (Cc^ gmign^ 厂丨,2 厂3 + ^ + +1) 
103 
With further factorization, the transfer fianction is then given by: 
f f cc ) f 1 
Adc 1 + R{Cc^ + Cc^rout s + Cc^Cc^R + rout s^ 
Vout � � J J J 
w �妒 2 妒 3 附 3 ⑷ ； ( — r ^ ^ ^ M i K ^ L ； 
厂2 g^ig^s yCc^gm^ grrh J J 
where A^^ = -gm^ gm: gm^ r^ 
104 
Appendix E: Microph otography of the current feedback 
operational amplifier 
m _ 帽 
Biiif ‘, 詈 噪 考 ® ^ I P ^ & b B l ^ ^ 
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Appendix F: Microphotography of the three-stage voltage 
feedback operational amplifier 
I : — I f ^ ^ i 
l-i 纖 t ： : / i A 
« x { 足 I ‘ • L4r 
B： r i f ‘ Jr 
1 � 
R, - - • < »' f - » • i Wr^^KKHK 
, • - - ' M ; 
_ 4. * ； ；. 1 •； •^應 
t l 5 y : r ' : - ‘ ’ \ ：‘ ^ 
tjfl • “ 一 i S 
h d / I ’ -，. ‘ 办 - ^ ^ 
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